View JANSR2N7406_281176.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

JANSR2N7406
Formerly FSF250R4
June 1998
24A, 200V, 0.110 Ohm, Rad Hard, N-Channel Power MOSFET
Description
The Discrete Products Operation of Intersil Corporation has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed. The Intersil portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available. This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.
BRAND JANSR2N7406
Features
* 24A, 200V, rDS(ON) = 0.110 * Total Dose - Meets Pre-RAD Specifications to 100K RAD (Si) * Single Event - Safe Operating Area Curve for Single Event Effects - SEE Immunity for LET of 36MeV/mg/cm2 with VDS up to 80% of Rated Breakdown and VGS of 10V Off-Bias * Dose Rate - Typically Survives 3E9 RAD (Si)/s at 80% BVDSS - Typically Survives 2E12 if Current Limited to IDM * Photo Current - 12nA Per-RAD(Si)/s Typically * Neutron - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm2 - Usable to 1E14 Neutrons/cm2
Ordering Information
PART NUMBER JANSR2N7406 PACKAGE TO-254AA
Also available at other radiation and screening levels. See us on the web, Intersil's home page: http://www.intersil.com. Contact your local Intersil Sales Office for additional information.
Die Family TA17657. MIL-PRF-19500/634.
Symbol
Package
TO-254AA
G S D
CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright (c) Intersil Corporation 1999
File Number
4376.1
2-88
JANSR2N7406
Absolute Maximum Ratings
TC = 25oC, Unless Otherwise Specified JANSR2N7406 200 200 24 15 72 20 125 50 1.00 72 24 72 -55 to 150 300 9.3 UNITS V V A A A V W W W/oC A A A oC oC g
Drain to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VDS Drain to Gate Voltage (RGS = 20k) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR Continuous Drain Current TC = 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS Maximum Power Dissipation TC = 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PT TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PT Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Single Pulsed Avalanche Current, L = 100H, (See Test Figure) . . . . . . . . . . . . . . . . . . . . . IAS Continuous Source Current (Body Diode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IS Pulsed Source Current (Body Diode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ISM Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL (Distance >0.063in (1.6mm) from Case, 10s Max) Weight (Typical) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Electrical Specifications
PARAMETER
TC = 25oC, Unless Otherwise Specified SYMBOL BVDSS VGS(TH) TEST CONDITIONS ID = 1mA, VGS = 0V VGS = VDS, ID = 1mA TC = -55oC TC = 25oC TC = 125oC MIN 200 1.5 0.5 VGS = 0V to 20V VGS = 0V to 12V VGS = 0V to 2V VDD = 100V, ID = 24A TYP 0.085 130 26 65 MAX 5.0 4.0 25 250 100 200 2.77 0.110 0.189 130 160 160 65 250 160 10 36 84 1.00 48 UNITS V V V V A A nA nA V ns ns ns ns nC nC nC nC nC
oC/W oC/W
Drain to Source Breakdown Voltage Gate Threshold Voltage
Zero Gate Voltage Drain Current
IDSS
VDS = 160V, VGS = 0V VGS = 20V
TC = 25oC TC = 125oC TC = 25oC TC = 125oC
Gate to Source Leakage Current
IGSS
Drain to Source On-State Voltage Drain to Source On Resistance
VDS(ON) rDS(ON)12
VGS = 12V, ID = 24A ID = 15A, VGS = 12V TC = 25oC TC = 125oC
Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge (Not on slash sheet) Gate Charge at 12V Threshold Gate Charge (Not on slash sheet) Gate Charge Source Gate Charge Drain Thermal Resistance Junction to Case Thermal Resistance Junction to Ambient
td(ON) tr td(OFF) tf Qg(TOT) Qg(12) Qg(TH) Qgs Qgd RJC RJA
VDD = 100V, ID = 24A, RL = 4.17, VGS = 12V, RGS = 2.35
2-89
JANSR2N7406
Source to Drain Diode Specifications
PARAMETER Forward Voltage Reverse Recovery Time SYMBOL VSD trr TEST CONDITIONS ISD = 24A ISD = 24A,dISD/dt = 100A/s MIN 0.6 TYP MAX 1.8 540 UNITS V ns
Electrical Specifications up to 100K RAD
PARAMETER Drain to Source Breakdown Volts Gate to Source Threshold Volts Gate to Body Leakage Zero Gate Leakage Drain to Source On-State Volts Drain to Source On Resistance NOTES: 1. Pulse test, 300s Max. 2. Absolute value. (Note 3) (Note 3) (Notes 2, 3) (Note 3) (Notes 1, 3) (Notes 1, 3)
TC = 25oC, Unless Otherwise Specified SYMBOL BVDSS VGS(TH) IGSS IDSS VDS(ON) rDS(ON)12 TEST CONDITIONS VGS = 0, ID = 1mA VGS = VDS, ID = 1mA VGS = 20V, VDS = 0V VGS = 0, VDS = 160V VGS = 12V, ID = 24A VGS = 12V, ID = 15A MIN 200 1.5 MAX 4.0 100 25 2.77 0.110 UNITS V V nA A V
3. Insitu Gamma bias must be sampled for both VGS = 12V, VDS = 0V and VGS = 0V, VDS = 80% BVDSS .
Single Event Effects (SEB, SEGR)
(Note 4) ENVIRONMENT (NOTE 5) ION SPECIES Ni Br Br Br Br TYPICAL LET (MeV/mg/cm) 26 37 37 37 37 TYPICAL RANGE () 43 36 36 36 36 APPLIED VGS BIAS (V) -20 -5 -10 -15 -20 (NOTE 6) MAXIMUM VDS BIAS (V) 200 200 160 100 40
TEST Single Event Effects Safe Operating Area
SYMBOL SEESOA
NOTES: 4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN. 5. Fluence = 1E5 ions/cm2 (typical), T = 25oC. 6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).
Typical Performance Curves
Unless Otherwise Specified
LET = 26MeV/mg/cm2, RANGE = 43 LET = 37MeV/mg/cm2, RANGE = 36 240 200 160 VDS (V) 120 80 40 TEMP = 25oC 0 0 -5 -10 VGS (V) -15 -20 -25 LIMITING INDUCTANCE (HENRY) FLUENCE = 1E5 IONS/cm2 (TYPICAL)
1E-3
1E-4 ILM = 10A 30A 1E-5 100A 300A 1E-6
1E-7 10 30 100 DRAIN SUPPLY (V) 300 1000
FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA
FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO IAS
2-90
JANSR2N7406 Typical Performance Curves
30 100
Unless Otherwise Specified
(Continued)
TC = 25oC
ID , DRAIN CURRENT (A)
ID , DRAIN (A)
20
100s 10 1ms 10ms OPERATION IN THIS AREA MAY BE LIMITED BY rDS(ON) 0.1 1 10 100 100ms
10
1
0 -50
0
50
100
150
600
TC , CASE TEMPERATURE (oC)
VDS , DRAIN TO SOURCE VOLTAGE (V)
FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA
2.5 PULSE DURATION = 250ms, VGS = 12V, ID = 15A 2.0 NORMALIZED rDS(ON)
12V
QG
1.5
1.0
QGS VG
QGD
0.5
0.0 -80 CHARGE
-40
0
40
80
120
160
TJ , JUNCTION TEMPERATURE (oC)
FIGURE 5. BASIC GATE CHARGE WAVEFORM
FIGURE 6. NORMALIZED rDS(ON) vs JUNCTION TEMPERATURE
NORMALIZED THERMAL RESPONSE (ZJC)
10
1 0.5 0.2 0.1 0.05 0.02 0.01
0.1
SINGLE PULSE PDM NOTES: DUTY FACTOR: D = t1/t2 PEAK TJ = PDM x ZJC + TC 10-4 10-3 10-2 10-1 t1
0.01
t2 101
0.001 10-5
100
t, RECTANGULAR PULSE DURATION (s)
FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE
2-91
JANSR2N7406 Typical Performance Curves
300
Unless Otherwise Specified
(Continued)
IAS , AVALANCHE CURRENT (A)
100 STARTING TJ = 25oC
STARTING TJ = 150oC 10 IF R = 0 tAV = (L) (IAS) / (1.3 RATED BVDSS - VDD) IF R 0 tAV = (L/R) ln [(IAS*R) / (1.3 RATED BVDSS - VDD) + 1] 0.01 0.1 1 10
1
tAV , TIME IN AVALANCHE (ms)
FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING
Test Circuits and Waveforms
ELECTRONIC SWITCH OPENS WHEN IAS IS REACHED VDS L + CURRENT I TRANSFORMER AS BVDSS tP IAS + VDD VDS VDD
-
VARY tP TO OBTAIN REQUIRED PEAK IAS VGS 20V
50
DUT 50V-150V 50 tAV
0V
tP
FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 10. UNCLAMPED ENERGY WAVEFORMS
VDD
tON td(ON)
tOFF td(OFF) tr tf 90%
RL VDS VGS = 12V DUT 0V RGS
VDS
90%
10%
10%
90% VGS 10% 50% PULSE WIDTH 50%
FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT
FIGURE 12. RESISTIVE SWITCHING WAVEFORMS
2-92
JANSR2N7406 Screening Information
Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).
Delta Tests and Limits (JANS) TC = 25oC, Unless Otherwise Specified
PARAMETER Gate to Source Leakage Current Zero Gate Voltage Drain Current Drain to Source On Resistance Gate Threshold Voltage NOTES: 7. Or 100% of Initial Reading (whichever is greater). 8. Of Initial Reading. SYMBOL IGSS IDSS rDS(ON) VGS(TH) TEST CONDITIONS VGS = 20V VDS = 80% Rated Value TC = 25oC at Rated ID ID = 1.0mA MAX 20 (Note 7) 25 (Note 7) 20% (Note 8) 20% (Note 8) UNITS nA A V
Screening Information
TEST Gate Stress Pind Pre Burn-In Tests (Note 9) VGS = 30V, t = 250s Required MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25oC) MIL-STD-750, Method 1042, Condition B VGS = 80% of Rated Value, TA = 150oC, Time = 48 hours All Delta Parameters Listed in the Delta Tests and Limits Table MIL-STD-750, Method 1042, Condition A VDS = 80% of Rated Value, TA = 150oC, Time = 240 hours 5% MIL-S-19500, Group A, Subgroups 2 and 3 JANS
Steady State Gate Bias (Gate Stress)
Interim Electrical Tests (Note 9) Steady State Reverse Bias (Drain Stress)
PDA Final Electrical Tests (Note 9)
NOTE: 9. Test limits are identical pre and post burn-in.
Additional Screening Tests
PARAMETER Safe Operating Area Unclamped Inductive Switching Thermal Response Thermal Impedance SYMBOL SOA IAS VSD VSD TEST CONDITIONS VDS = 160V, t = 10ms VGS(PEAK) = 15V, L = 0.1mH tH = 100ms; VH = 25V; IH = 4A tH = 500ms; VH = 25V; IH = 4A MAX 1.75 72 136 187 UNITS A A mV mV
2-93
JANSR2N7406 Rad Hard Data Packages - Intersil Power Transistors
1. JANS Rad Hard - Standard Data Package A. Certificate of Compliance B. Serialization Records C. Assembly Flow Chart D. SEM Photos and Report E. Preconditioning Attributes Data Sheet Hi-Rel Lot Traveler HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data F. Group A G. Group B H. Group C I. Group D - Attributes Data Sheet - Attributes Data Sheet - Attributes Data Sheet - Attributes Data Sheet
2. JANS Rad Hard - Optional Data Package A. Certificate of Compliance B. Serialization Records C. Assembly Flow Chart D. SEM Photos and Report E. Preconditioning - Attributes Data Sheet - Hi-Rel Lot Traveler - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data - X-Ray and X-Ray Report F. Group A - Attributes Data Sheet - Hi-Rel Lot Traveler - Subgroups A2, A3, A4, A5 and A7 Data - Attributes Data Sheet - Hi-Rel Lot Traveler - Subgroups B1, B3, B4, B5 and B6 Data - Attributes Data Sheet - Hi-Rel Lot Traveler - Subgroups C1, C2, C3 and C6 Data - Attributes Data Sheet - Hi-Rel Lot Traveler - Pre and Post Radiation Data
G. Group B
H. Group C
I. Group D
2-94
JANSR2N7406 TO-254AA
3 LEAD JEDEC TO-254AA HERMETIC METAL PACKAGE
A E OP A1
INCHES SYMBOL A MIN 0.249 0.040 0.035 0.790 0.535 MAX 0.260 0.050 0.045 0.800 0.545
MILLIMETERS MIN 6.33 1.02 0.89 20.07 13.59 MAX 6.60 1.27 1.14 20.32 13.84 NOTES 2, 3 4 4 4 -
Q H1
A1 Ob D
D
E e e1 H1 J1
0.065 R MAX. TYP.
0.150 TYP 0.300 BSC 0.245 0.140 0.520 0.139 0.110 0.265 0.160 0.560 0.149 0.130
3.81 TYP 7.62 BSC 6.23 3.56 13.21 3.54 2.80 6.73 4.06 14.22 3.78 3.30
L OP Q
L
Ob
1
2
3 J1
e e1
NOTES: 1. These dimensions are within allowable dimensions of Rev. A of JEDEC outline TO-254AA dated 11-86. 2. Add typically 0.002 inches (0.05mm) for solder coating. 3. Lead dimension (without solder). 4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D. 5. Die to base BeO isolated, terminals to case ceramic isolated. 6. Controlling dimension: Inch. 7. Revision 1 dated 1-93.
WARNING!
BERYLLIA WARNING PER MIL-S-19500
Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its' compounds.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029
2-95

▲Up To Search▲

Price & Availability of JANSR2N7406

	To Download JANSR2N7406 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .